
15
16 Channel 1.25 GS/s SIS3305 System
Functionality
• single width 6U VME card
• 2/4/8 channels
• 5 GS/s, 2.5 GS/s or1.25 GS/s per channel
• 10-bit resolution
• 512/256/128 MSamples/channel memory
• 2 GHz analog bandwidth
• TDC based 27ps fi ne timing
• 4 channel input stage piggy boards
• SMA connectors for analog inputs
• internal/External clock
• readout in parallel to acquisition
• multi event mode
• individual trigger thresholds
• channel above treshold LEDs
• pre/post trigger capability
• sparsifi cation
• A32/D32/BLT32/MBLT64/2eVME/SST
• in fi eld JTAG and VME fi rmware upgrade capability
2/4/8 Channel 5/2.5/1.25 GS/s
Front Panel Control Signals:
• differential clock output
• differential clock input
• trigger OR output/trigger input
• counter input
• reset counter/time Stamp input
• 1/2/4 GBit/s optical link option
• veto input option
The SIS3305 is a dual quad channel ADC chip based digitizer/transient recorder with 10-
bit resolution. The four by four cross point switch ADC technology allows for two chan-
nel 5 GS/s, four channel 2.5 GS/s and eight channel 1.25 GS/s operation. Xilinx Virtex 5
frontend FPGAs in combination with a Virtex 4 VME interface implementation allow for
maximum data handling fl exibility.
SIS3305 8 Channel 1.25 GS/s 10-bit VME Digitizer
SIS3305
Comentários a estes Manuais